Technical deep-dives, AI+VLSI news & career advice for semiconductor engineers
People say "AI in chip design" like it means one thing. It doesn't. Here is how to split four distinct technologies by maturity and commercial...
A few years back, a team I consulted for was six weeks from tape-out on a large networking SoC. Their formal verification dashboard showed 98%...
LLMs and AI copilots are entering chip design flows fast. But without the right guardrails, they introduce new classes of risk — wrong RTL, hallucinated...
TSMC unveiled A13/A12/N2U nodes. AI dethroned smartphones as TSMC top revenue driver. Foundry capacity wars locked out smaller players. Agentic EDA went mainstream. Here are...
FPGA or ASIC — Which Path Should You Choose? One of the most critical decisions in hardware engineering is choosing between FPGA and ASIC design....
Why Design for Testability Matters Design for Testability (DFT) is a critical discipline in modern chip design. Without DFT, manufactured chips cannot be efficiently tested...
The Journey from RTL to Silicon Physical design is the bridge between logic design and silicon fabrication. It transforms a verified netlist into a GDSII...
Why Verification is 70% of Chip Design Effort Modern SoCs contain billions of transistors with incredibly complex functionality. Ensuring these chips work correctly before manufacturing...
The Verification Crisis in Advanced Node Design As chip complexity doubles every technology generation, traditional verification approaches are hitting a wall. Simulation-based verification takes months,...
Weekly intelligence on VLSI, AI for EDA, and chip careers. 20,000+ engineers already inside.