Physical Design Flow: From Netlist to GDSII

The Journey from RTL to Silicon

Physical design is the bridge between logic design and silicon fabrication. It transforms a verified netlist into a GDSII layout file ready for chip manufacturing. Understanding this flow is essential for every VLSI engineer working on backend design.

Key Stages in Physical Design

1. Floorplanning

Floorplanning defines the chip area, placement of macros (memories, IPs), and pin assignments. Good floorplanning minimizes wire lengths and congestion, directly impacting timing and power.

2. Power Planning

Power grid design ensures adequate power delivery across the chip. Ring-and-stripe power structures and decoupling capacitors are placed to minimize IR drop and electromigration risks.

3. Placement

Standard cells are placed within the core area. Modern placement tools (Cadence Innovus, Synopsys ICC2) use timing-driven placement algorithms to meet timing constraints while minimizing area.

4. Clock Tree Synthesis (CTS)

CTS builds the clock distribution network to minimize clock skew and insertion delay. H-tree and mesh topologies are commonly used. CTS is critical for meeting setup and hold timing.

5. Routing

Global and detailed routing connect all cells using metal layers. Advanced nodes use multiple metal layers (M1-M15+) with strict DRC rules. Signal integrity (crosstalk, noise) is managed during routing.

6. Sign-off

Final verification includes DRC (Design Rule Check), LVS (Layout vs. Schematic), timing sign-off (STA), and power analysis before GDSII tape-out.

Essential Tools

Industry-standard tools include Cadence Innovus, Synopsys IC Compiler II, Mentor Calibre for DRC/LVS, and PrimeTime for STA.

Build Your Physical Design Career

Join 20,000+ VLSI engineers discussing physical design in our VLSIChaps Telegram community.