<?xml version="1.0" encoding="UTF-8"?><?xml-stylesheet type="text/xsl" href="//vlsichaps.com/main-sitemap.xsl"?>
<urlset xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:image="http://www.google.com/schemas/sitemap-image/1.1" xsi:schemaLocation="http://www.sitemaps.org/schemas/sitemap/0.9 http://www.sitemaps.org/schemas/sitemap/0.9/sitemap.xsd http://www.google.com/schemas/sitemap-image/1.1 http://www.google.com/schemas/sitemap-image/1.1/sitemap-image.xsd" xmlns="http://www.sitemaps.org/schemas/sitemap/0.9">
	<url>
		<loc>https://vlsichaps.com/job/senior-verification-engineer-ai-soc/</loc>
		<lastmod>2026-05-01T06:21:50+00:00</lastmod>
	</url>
	<url>
		<loc>https://vlsichaps.com/job/physical-design-engineer-5nm-3nm-asic/</loc>
		<lastmod>2026-05-01T06:21:50+00:00</lastmod>
	</url>
	<url>
		<loc>https://vlsichaps.com/job/dft-engineer-ai-accelerator-chips/</loc>
		<lastmod>2026-05-01T06:21:50+00:00</lastmod>
	</url>
	<url>
		<loc>https://vlsichaps.com/job/graduate-vlsi-design-engineer-fresher/</loc>
		<lastmod>2026-05-01T06:21:50+00:00</lastmod>
	</url>
	<url>
		<loc>https://vlsichaps.com/job/verification-intern-chip-verification-entry-level/</loc>
		<lastmod>2026-05-01T06:21:50+00:00</lastmod>
	</url>
	<url>
		<loc>https://vlsichaps.com/job/rtl-design-engineer-gpu-compute-architecture/</loc>
		<lastmod>2026-05-01T22:08:02+00:00</lastmod>
	</url>
	<url>
		<loc>https://vlsichaps.com/job/fpga-design-engineer-data-center-acceleration/</loc>
		<lastmod>2026-05-01T22:08:02+00:00</lastmod>
	</url>
	<url>
		<loc>https://vlsichaps.com/job/senior-physical-design-engineer-advanced-packaging-chiplets/</loc>
		<lastmod>2026-05-01T22:08:03+00:00</lastmod>
	</url>
	<url>
		<loc>https://vlsichaps.com/job/ai-silicon-architect-llm-accelerator-design/</loc>
		<lastmod>2026-05-01T22:08:03+00:00</lastmod>
	</url>
	<url>
		<loc>https://vlsichaps.com/job/eda-tools-engineer-static-timing-analysis-signoff/</loc>
		<lastmod>2026-05-01T22:08:03+00:00</lastmod>
	</url>
	<url>
		<loc>https://vlsichaps.com/job/soc-integration-architecture-engineer-mobile-platform/</loc>
		<lastmod>2026-05-01T22:08:03+00:00</lastmod>
	</url>
	<url>
		<loc>https://vlsichaps.com/job/photonics-integration-engineer-silicon-photonics/</loc>
		<lastmod>2026-05-01T22:08:03+00:00</lastmod>
	</url>
	<url>
		<loc>https://vlsichaps.com/job/vlsi-design-intern-analog-mixed-signal-fresher/</loc>
		<lastmod>2026-05-01T22:08:03+00:00</lastmod>
	</url>
	<url>
		<loc>https://vlsichaps.com/job/dft-intern-scan-insertion-atpg-fresher/</loc>
		<lastmod>2026-05-01T22:08:03+00:00</lastmod>
	</url>
	<url>
		<loc>https://vlsichaps.com/job/junior-verification-engineer-digital-soc-fresher/</loc>
		<lastmod>2026-05-01T22:08:03+00:00</lastmod>
	</url>
	<url>
		<loc>https://vlsichaps.com/job/ai-silicon-architect-tpu-llm-accelerator-design-google-deepmind/</loc>
		<lastmod>2026-05-04T04:45:20+00:00</lastmod>
	</url>
	<url>
		<loc>https://vlsichaps.com/job/physical-design-engineer-advanced-node-3nm-2nm-arm/</loc>
		<lastmod>2026-05-04T04:45:27+00:00</lastmod>
	</url>
	<url>
		<loc>https://vlsichaps.com/job/senior-dft-engineer-networking-soc-broadcom/</loc>
		<lastmod>2026-05-04T04:45:39+00:00</lastmod>
	</url>
	<url>
		<loc>https://vlsichaps.com/job/rtl-design-engineer-storage-controller-soc-marvell/</loc>
		<lastmod>2026-05-04T04:45:40+00:00</lastmod>
	</url>
	<url>
		<loc>https://vlsichaps.com/job/memory-interface-verification-engineer-micron-technology/</loc>
		<lastmod>2026-05-04T04:45:50+00:00</lastmod>
	</url>
	<url>
		<loc>https://vlsichaps.com/job/analog-mixed-signal-design-engineer-power-management-texas-instruments-india/</loc>
		<lastmod>2026-05-04T04:45:52+00:00</lastmod>
	</url>
	<url>
		<loc>https://vlsichaps.com/job/eda-application-engineer-calibre-drc-lvs-signoff-siemens-eda/</loc>
		<lastmod>2026-05-04T04:46:10+00:00</lastmod>
	</url>
	<url>
		<loc>https://vlsichaps.com/job/fpga-design-intern-automotive-soc-stmicroelectronics-india/</loc>
		<lastmod>2026-05-04T04:46:13+00:00</lastmod>
	</url>
	<url>
		<loc>https://vlsichaps.com/job/graduate-engineer-trainee-vlsi-rtl-design-wipro-vlsi/</loc>
		<lastmod>2026-05-04T04:46:15+00:00</lastmod>
	</url>
	<url>
		<loc>https://vlsichaps.com/job/junior-verification-engineer-mixed-signal-ip-analog-devices-india/</loc>
		<lastmod>2026-05-04T04:46:17+00:00</lastmod>
	</url>
	<url>
		<loc>https://vlsichaps.com/job/digital-engineer-texas-instruments-india/</loc>
		<lastmod>2026-05-06T03:57:27+00:00</lastmod>
	</url>
	<url>
		<loc>https://vlsichaps.com/job/dft-engineer-bigendian-semiconductors/</loc>
		<lastmod>2026-05-06T03:57:27+00:00</lastmod>
	</url>
	<url>
		<loc>https://vlsichaps.com/job/design-verification-engineer-pravegasemi-pvt-ltd/</loc>
		<lastmod>2026-05-06T03:57:27+00:00</lastmod>
	</url>
	<url>
		<loc>https://vlsichaps.com/job/rtl-design-engineer-boltchip/</loc>
		<lastmod>2026-05-06T03:57:27+00:00</lastmod>
	</url>
	<url>
		<loc>https://vlsichaps.com/job/rtl-design-engineer-sr-lead-qualcomm/</loc>
		<lastmod>2026-05-06T03:57:27+00:00</lastmod>
	</url>
	<url>
		<loc>https://vlsichaps.com/job/senior-design-verification-engineer-nxp-semiconductors/</loc>
		<lastmod>2026-05-06T03:57:27+00:00</lastmod>
	</url>
	<url>
		<loc>https://vlsichaps.com/job/staff-engineer-rtl-design-nxp-semiconductors/</loc>
		<lastmod>2026-05-06T03:57:27+00:00</lastmod>
	</url>
	<url>
		<loc>https://vlsichaps.com/job/sr-staff-formal-verification-rd-engineer-synopsys/</loc>
		<lastmod>2026-05-06T03:57:27+00:00</lastmod>
	</url>
	<url>
		<loc>https://vlsichaps.com/job/principal-asic-physical-design-engineer-synopsys/</loc>
		<lastmod>2026-05-06T03:57:27+00:00</lastmod>
	</url>
	<url>
		<loc>https://vlsichaps.com/job/asic-design-engineer-circuits-nvidia/</loc>
		<lastmod>2026-05-06T03:57:27+00:00</lastmod>
	</url>
	<url>
		<loc>https://vlsichaps.com/job/senior-rtl-design-engineer-gpu-architecture-nvidia/</loc>
		<lastmod>2026-05-07T02:46:30+00:00</lastmod>
	</url>
	<url>
		<loc>https://vlsichaps.com/job/physical-design-engineer-emib-advanced-packaging-intel/</loc>
		<lastmod>2026-05-07T02:46:30+00:00</lastmod>
	</url>
	<url>
		<loc>https://vlsichaps.com/job/soc-architecture-engineer-neural-engine-ai-accelerator-apple/</loc>
		<lastmod>2026-05-07T02:46:30+00:00</lastmod>
	</url>
	<url>
		<loc>https://vlsichaps.com/job/senior-dft-engineer-gpu-soc-scan-bist-amd/</loc>
		<lastmod>2026-05-07T02:46:30+00:00</lastmod>
	</url>
	<url>
		<loc>https://vlsichaps.com/job/ai-silicon-engineer-lpu-compute-architecture-groq/</loc>
		<lastmod>2026-05-07T02:46:30+00:00</lastmod>
	</url>
	<url>
		<loc>https://vlsichaps.com/job/eda-application-engineer-virtuoso-custom-layout-ams-cadence/</loc>
		<lastmod>2026-05-07T02:46:30+00:00</lastmod>
	</url>
	<url>
		<loc>https://vlsichaps.com/job/vlsi-design-intern-rf-mmwave-transceiver-qualcomm-india/</loc>
		<lastmod>2026-05-07T02:46:30+00:00</lastmod>
	</url>
	<url>
		<loc>https://vlsichaps.com/job/graduate-engineer-trainee-rtl-verification-mediatek-india/</loc>
		<lastmod>2026-05-07T02:46:31+00:00</lastmod>
	</url>
	<url>
		<loc>https://vlsichaps.com/job/junior-verification-engineer-memory-controller-ip-samsung-rd-india/</loc>
		<lastmod>2026-05-07T02:46:31+00:00</lastmod>
	</url>
	<url>
		<loc>https://vlsichaps.com/job/fpga-design-engineer-aerospace-defense-systems-hcl-tech/</loc>
		<lastmod>2026-05-07T02:46:31+00:00</lastmod>
	</url>
</urlset>
<!-- XML Sitemap generated by Rank Math SEO Plugin (c) Rank Math - rankmath.com -->